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Abstract 
The PV industry has to systematically reduce its manufacturing cost in order to reach grid parity for the main markets 
in the coming decade. Crystalline Si solar cells are dominating presently the PV-market and this dominance is 
expected to continue for at least the next decade.  Industrial production at a cost of 1$/Wp for crystalline Si solar cells 
has been announced for 2011. Increasing cell efficiencies is a prominent pathway in view of the strong leverage on 
costs of materials in the module fabrication sequence. In order to further reduce $/Wp costs, eventually down to the 
0.5 $/Wp level, it is clear that the dominant position of crystalline Si solar cells on the market was partially achieved 
thanks to the existing knowledge and equipment base within the context of micro(nano)-electronics, although the cost 
drivers in both cases are principally different: cost/functionality reduction for microelectronics versus cost/Wp for 
photovoltaics. In order to achieve the ambitious goals stated higher, it makes sense to have a closer look how the 
process and analysis toolbox available in the microelectronics area can be used at the benefit of the further 
development of crystalline Si-based photovoltaic devices. The use of a nanotechnology toolbox is however not 
limited to crystalline Si solar cells. Also fields like concentrator PV (CPV) might take profit from developments in 
the domain of photonics enabled by the technological capabilities developed within micro(nano)electronics. The 
present paper gives an overview of a number of approaches being followed in IMEC to use the broad nanotechnology 
toolbox of microelectronics and microsystems for crystalline Si solar cells. 
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1. Context 
The mainstream manufacturing approach today is to process solar cells in bulk Si wafers of about 180 
µm thick, with a Ag metal grid at the front side and an Al-BSF fully covering the back side. Thanks to 
advances in metallisation (pastes, screens) efficiencies up to 18.5-19% seem achievable in industrial 
production. As a next step, we expect locally-contacted cell concepts like PERC and PERL style concepts 
to enter the market.  These are a logical extension from today’s front-side contacted cell manufacturing 
lines, and could lead to industrial efficiencies of > 20% for wafers down to 120 µm. Recent roadmapping 
exercises like the one going within the SEMI-PV Group confirm the view that in 2020 cell thickness 
would be reduced to this value as shown in Fig. 1, taken from their roadmapping document [1]. 
 
 
Fig.1. Evolution of cell thickness as predicted by the SEMI-PV Group. The green code indicates that technical 
solutions are known, whereas red means that no solutions for high-volume manufacturing of such thin wafers with 
high yield are available yet. 
Back contact (BC) cells have a number of inherent advantages in terms of efficiency (no shadowing) 
and process integration (having both electrodes at the same side also facilitates integration of thin cells 
into modules). The results of SunPower confirm the high-efficiency potential of this approach with 
efficiencies as high as 24.2%. Once thin wafer processing becomes the industrial standard, BC cells might 
overtake front-side cells in terms of market share. The roadmapping exercise of the SEMI-PV Group led 
to the conclusion that BC cells may reach a 40-50% market share by 2020 [1]. Our internal roadmap 
envisages that the industry will gradually move to back contact solar cells which may become as thin as 
80 and maybe even thinner to thicknesses as low as 40 um. Such thin cells can be handled only by 
module-level processing such as proposed in the i-module concept [2] in which the processing of cell and 
module will eventually merge. 
  
In order to realise these challenges one can observe presently a large influx of semiconductor 
processing technologies from microelectronics into PV which goes hand in hand with the influx of human 
capital into the PV-sector.  It is clear that the crystalline Si solar cell manufacturing has taken quite some 
profit from the existing knowledge base on materials, process technology, processing equipment, device 
physics and characterisation from the microelectronics sector in the past.  This might remain true for the 
evolution to be expected for the next decade. Technologies like implantation, selective epi, Cu-contacts 
might make their way to being used in crystalline Si solar cell manufacturing for the realisation of PERL 
and IBC-cells as indicated on the drawings of Fig. 2. 
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Fig. 2. (a)  Schematic cross-section of PERL-cell with indication where CMOS-related knowledge might be relevant; 
(b) Schematic cross-section of IBC-cell with indication where CMOS-related knowledge might be relevant 
Figure 3 shows the technological evolution within the microelectronics sector both on the level of 
materials, lithography and processing enabling the scaling of the transistor dimensions. For the items 
indicated by the brown arrows, PV might take advantage of the technology toolbox developed for micro-
electronic purposes. 
 
 
Fig. 3. Technology and material toolbox evolution for the scaling of transistors. The brown areas indicate where 
photovoltaics could take advantage 
When looking at the processing technology toolbox in a microelectronics toolbox, several of these can 
be pursued to allow simplification and upscaling of PERC, PERL, PERT and IBC-types of cells. This is 
however not limited to crystalline Si solar cells. The shown technology toolbox is also enabling the 
development of new photonic structures (waveguides, nano-slits, nano-grooves, spectral splitters, ...).  
These developments could also be exploited in novel structures for high-efficiency solar cells like 
multijunction concepts and micro-concentrator cells but these go beyond the scope of this paper.  
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2. The use of the microelectronics technology toolbox within crystalline Si solar cell structures 
2.1. Implantation 
Ultimate cell performance implies optimal dimensional control of doping profiles. Ion implantation 
with its excellent areal uniformity and run-to-run reproducibility provide a possible alternative to 
diffusion for shallow emitters or doping profiles difficult to achieve by diffusion. Wafer to wafer 
reproducibility for a 120 Ω/sq emitter based on P-implantation was 1.4% (1σ) whereas within wafer non 
uniformity was as low as 0.6% (1σ). The combination with hard masks can also lead to substantial 
reduction in the number of steps to achieve locally doped regions in PERL and IBC cell concepts. The 
relation between sheet resistance and dose is shown is shown in Fig. 4. For emitters and front surface 
fields of IBC-cells the dose can remain below 1015 cm-2 whereas for back surface fields the dose is 
substantially above 1015 cm-2. In Ref. [3] efficiencies up to 18.8% were obtained using implantation for P-
emitters. Recently, we implemented the use of implantation within a cost-effective solar cell process flow 
based on screen-printed contacts and local Al-BSF. This process flow resulted in 125×125 mm2 cells with 
an efficiency of 18.8%. 
 
 
Fig. 4. Relation between sheet resistance and dose for front surface field (FSF), emitters and back surface field (BSF) 
Several equipment manufacturers of implanters are in the stage of providing first tools to the PV-
industry [4, 5] and several companies announced first prototypes using implantation [6]. This makes the 
use of implantation specifically suited for high sheet resistance emitters > 100 Ω/sq and front surface 
fields of IBC-cells. It is known that the anneal of B-implant profiles is more difficult than for P-implants 
due to the larger end-of-range damage of the former but recent experiments show that also here suitable 
anneals allow emitter saturation current densities in the order of 50 fA/cm2 and preserving at the same 
time bulk lifetimes above 1 ms. 
2.2. Atomic layer deposition of Al2O3 
In the frame of the search for high-k dielectrics which is necessary to achieve low gate leakage 
currents in scaled transistors Al2O3 has been investigated intensively in the past [7]. Although the density 
of interface traps at the Si-Al2O3-interface is low, the high negative charge present in this material is an 
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issue for scaled transistors because of its effect on the threshold voltage of an MOS-device. This is 
however highly interesting for use in photovoltaic devices where the negative charge gives rise to a 
highly accumulated surface in p-type substrates or highly inverted surfaces in n-type substrates. As a 
result very low surface recombination velocities have been measured on both n- and p-type substrates [8] 
as well as low emitter saturation current densities on B- and P-emitters.  It is therefore no surprise that 
Al2O3 layers have been demonstrated in high-efficiency crystalline Si solar cells with efficiencies up to 
23% [9].  
 
Presently the challenge is to introduce these layers in industrial solar cell flows. It turns out that 2 
factors are crucial: having firing-resisting Al2O3-layers and avoid blistering by the thermal treatment as 
shown in Fig. 5. This is not the result of crystallisation because this occurs at temperatures higher than 
850oC. The blistering is caused by the partial de-lamination of a thick enough Al2O3 layer caused by 
gaseous desorption in the Al2O3 layer upon thermal treatments above a critical temperature: the Al2O3 
layer acts as a gas barrier and bubble formation occurs. 
 
  
                                                   (a)                                                                                                       (b) 
Fig. 5. (a) Bubble formation; (b) blistering of Al2O3-layer after high-temperature treatment (800oC) 
Going to thinner layers in the order of 10 nm and a step to avoid uncontrolled release of hydrogen are 
crucial to avoid negative side-effects [10]. When taking these measures it turns out that local Al-BSF cells 
based on a rear-side dielectric stack consisting of oxide/nitride perform similarly as with a Al2O3/nitride 
stack although there is a small penalty on the level of current probably because of the lower rear surface 
reflectance as shown in Table 1. The cells with the Al2O3/nitride stack are however independent of the 
injection level providing still an advantage at low illumination levels [11].   
 
Obviously, the challenge lies in the upscaling of the deposition systems for Al2O3-deposition. The 
deposition methods are either based on plasma deposition (PECVD) or Atomic Layer Deposition (ALD).  
The latter allows sub-nm control and potentially a higher chemical yield because deposition is principally 
limited to the adsorbing surfaces. However deposition speed is extremely low for ALD in batch-type 
systems. Therefore one sees equipment companies coming up with new solutions (spatial ALD versus 
temporal ALD) to cope with the required cost-of-ownership for PV [11-13]. This allows deposition 
speeds an order of magnitude higher than in batch-type systems. In addition, the specific wafer transport 
mechanism (floating on a gas layers) in the spatial ALD tools is compatible with thin crystalline Si 
wafers. 
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Table 1. Comparison of large Si solar cells with local Al-BSF with different rear-side dielectric stacks – oxide/nitride 
versus Al2O3/nitride stacks 
Cell type  Size [cm2] Jsc [mA/cm2] Voc [mV] FF [%] η [%] 
Al2O3 passivated 
local Al-BSF cells 
Average 148.25 36.7 ± 0.3 641.2 ± 0.2 77.3 ± 0.7 18.2 ± 0.0 
Best cell 148.25 36.6 641.1 77.7 18.2 
SiOx passivated 
 i-PERC reference 
Average 148.25 37.1 ± 0.1 636.1 ± 1.2 77.7 ± 0.6 18.4 ± 0.2 
Best cell 148.25 37.1 636.8 78.2 18.5 
 
2.3. Replacing Ag by Cu 
In the roadmap outlined by the SEMI-PV Group the amount of Ag/Wp is to be reduced given the 
weight of the Ag-cost in the total cost.  In addition, this reduction or eventually fully avoiding Ag is 
required to ensure sustainability of crystalline Si solar production on longer term. The use of Ag would 
exclude production levels much higher than 100 GWp/year [14]. Options to replace Ag are Al or Cu with 
the last one having the advantage of lower resistivity.  
 
In the microelectronics sector the replacement of Al by Cu in advanced CMOS took place in the time 
period around 2000. This replacement was enabled by the use of ALD and barrier technology to avoid 
direct contact between the Cu contact and Si which would lead to the destruction of the junctions by the 
rapid indiffusion of Cu at moderate temperatures. These barriers are based on elemental metals like Ti or 
Ta, nitrides (TaN, ...) or silicides [15]. Other potential issues are ghost plating, reliability issues, corrosion 
as shown in Fig. 6. The Cu-layers in advanced microelectronic circuits are normally realised by electro-
plating whereas the barrier layers are grown by sputtering or ALD. 
 
Fig. 6.  Schematic overview of issues related to Cu-metallisation 
The approach at IMEC to introduce Cu-contacts in solar cells is based on a combination of laser 
ablation for opening windows in the dielectric passivation layer, followed by physical vapour deposition 
(PVD) or e-less plating of the barrier layer as shown in Fig. 7. Following this sequence conversion 
efficiencies between 19 and 20% were obtained on large-area solar cells using barrier layers like Ti, Ta, 
TaN and NiSi2. Typical results are summarised in Table 2. Given the fact that the metal grid at the front 
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was not yet adapted to the sheet resistance of the emitter for the 120 Ω/sq case, this opens up definitely 
the road for efficiencies up to 20.5% as evidenced by analytical modelling and simulations [16].  
 
 
Fig. 7. Schematic flow of Cu-contact realisation in crystalline Si solar cells 
Table 2.  Overview of efficiencies obtained with various barrier layer structures on large-area crystalline Si solar cells 
with local Al-BSF at the rear and Cu-based contacts at the front.  
Contact layer Emitter Jsc [mA/cm2] Voc [mV] FF [%] η [%] 
Ti 60 38.4 639 79.1 19.4 
Ti 135 38.8 651 75.6 19.1 
Ta 60 38.2 640 77.9 19.0 
TaN 60 37.1 636.8 78.2 18.5 
Ti/TiN 60 38.1 638 77.7 18.9 
Ni 60 38.3 639 77.7 19.0 
2.4. Cleaning 
Cleaning is an underestimated facet for the next-generation crystalline Si solar cells. If efficiencies > 
20% are to be obtained, maintaining high bulk lifetimes is required. The present cleaning sequences 
within photovoltaic manufacturing have never been designed for that. High lifetime processing will 
require very efficient cleaning and handling methods in view of metal contaminants. It is clear that there 
is an valuable knowledge base within the microelectronics to be taken advantage off, although it must be 
realised that eventually the allowable surface contamination level at a cleaned surface will be lower for 
crystalline Si solar cells with efficiency potential > 21% than for a typical clean in CMOS-processing.  
For the latter a lower level metallic contamination of 1010 cm-2 is acceptable but for crystalline Si solar 
cells one will have to go probably one order of magnitude lower. This is obviously a serious challenge in 
terms of cost-effectiveness of the cleaning and drying process as well as on the level of measuring such 
low levels of metallic contaminants on non-mirror polished or even textured Si-surfaces. This has allowed 
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us to improve the homogeneity of ALD-grown Al2O3-layers for surface passivation by an adapted 
cleaning and drying using a Marangoni dryer [17]. Also the reduction of interface contamination in case 
of a-S:H heterojunctions is key to obtain high open-circuit voltages [18].  
2.5. Light trapping 
When looking on the roadmap > 2020 active layer thicknesses below 100 µm are probably to be 
targeted, increasing the requirements for optical confinement. Highly efficient light trapping might 
require the integration of sub-wavelength optical features in the cell. The knowledge on photonic crystals 
will allow further improvement relative to the present texturisation (front surface) and polishing 
treatments.  It was already proven that the inclusion of a combination of a submicron grating at the rear 
combined with a dielectric-based Bragg reflector [19] results in very high optical pathlengths. These 
features were etched into crystalline Si using a combination of advanced lithography and reactive ion 
etching (RIE).  For photovoltaics these features are probably too expensive. Lower-cost alternatives based 
on nano-imprinting are presently under study at IMEC. A typical process flow based on this technique is 
shown in Fig. 8. 
 
   
                                                               (a)                                                                                                        (b) 
Fig. 8. (a) Nano-imprinting process flow; (b) SEM-picture of RIE-etched surface obtained after nano-imprinting  
It is noted that these processing technology toolbox is only one aspect of the knowledge which is 
available within the case of microelectronics. Also on the level of analytical tools and techniques there are 
synergies to be exploited. In this respect, two examples are to be mentioned: detailed analysis by means 
of C-V measurements allowed to discriminate between interfacial and bulk charges at Al2O3-passivated 
surfaces [20] and the detailed analysis of the local Al-BSF in i-PERC like cells. 
3. Conclusions 
The photovoltaic sector is confronted with the challenge to reduce cost whilst at the same time 
increasing efficiency to reach grid parity as soon as possible and to be on equal footing with other sources 
of renewable energy like wind energy. For crystalline Si solar cells there is still plenty of room to absorb 
and adapt technologies up till now limited to microelectronics. Several examples were given, showing 
that this is indeed occurring at the moment for techniques like implantation, atomic layer deposition, Cu-
plating and barrier layer technology with the obvious requirement that costs should be brought down to 
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make it compatible with PV cost requirements. The interaction between the 2 sectors might not be limited 
to taking over elements from the technology toolbox but might also extend to the more operational issues 
dealing with statistical process control, quality insurance and in-line analysis. Ultimately also photonic 
structures enabled by low-cost nanoscale lithography like nanoimprinting might make their way into 
specific PV-technologies like CPV. 
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